Rao, M V Ganeswara, Kumar , P Ravi , Balaji, T  (2022). A High Performance Dual Stage Face Detection Algorithm Implementation using FPGA Chip and DSP Processor. *Journal of Information Systems and Telecommunication (JIST) *, 10(40), 241-248. 10.52547/jist.31803.10.40.241